1000 Series 64-bit processor_Nuclei-Best RISC-V Processor IP

The UX1000 Series have three different variants: UX1020,UX1030, UX1040 and UX1060. UX1020 is a 2-wide processor with balanced performance, power, and area; UX1030 is a 3-wide processor with good performance and smaller power & area; UX1040 is a 4-wide processor with better performance and balanced power & area; UX1060 is a 6-wide processor with even higher performance targeting high-end applications.

1000 Core Complex

UX1000 Core

Machine/Supervisor/Hypervisor/User Mode

FPU/VPU

UX1000 Core

Machine/Supervisor/Hypervisor/User Mode

FPU/VPU

UX1000 Core

Machine/Supervisor/Hypervisor/User Mode

FPU/VPU

Cluster Cache

MMU

Real-time Feature
RV64I
MAFDCVBZfh
12-Stage Pipeline
I/D Cache
Machine, Supervisor
User Mode,Hypervisor
Security(PMP, TEE)
NICE Extension
AXI system bus
RISC-V Standard
Debug
JTAG & 2-wire JTAG
Low Latency Interrupt
Full Dev Kit & SDK

1000 Series Configurable Pipeline Diagram.

Cutting-Edge Pipeline and Micro-Architecture Design
UX1000 Series have three variants configurations: UX1020, UX1030, UX1040
and UX1060,Fully supports RVA23.
UX1020:2-wide decode
- balanced performance, power, and area.
UX1030:3-wide decode
- Good performance with smaller power & area.
UX1040:4-wide decode
- Better performance with balanced power & area.

1000 Series Single Cluster Configuration Features.

Single Core Configuration Features:
- RISC-V RV64IMACFDVBZfh ISA supported.
- Configurable 3, 4 or 6-wide decode, out-of-order Pipeline.
- Full Vector Extension with configurable VLEN & DLEN.
- Double, Single and Half-Precision floating point.
- Configurable ICache, DCache, ILM and DLM with ECC.
Cluster Configuration Features:
- Up to 8 SMP cores in one Cluster with Cache Coherency.
- Configurable Private L2 cache + Cluster Cache .
- Configurable IO Coherency Ports.
- Configurable Cluster Cache with SECDED ECC.
- Configurable CLM partition for deterministic data access in Cluster Cache with 128-b CLM port.
- Configurable Dual-Mode feature (Real-Time & Application).

1000 Series Multi-Cluster Configuration Features

Each Cluster supports up to 16 cores.
- Each core can be configured with Private Cluster Cache.
Nuclei-CCI:
- Nuclei developed Cross-Bar based Coherent interconnect for Multi-Cluster.
- Support System Level Cache.
Nuclei-NoC:
Nuclei developed Non-Coherent Mesh-NoC based bus fabric.
Heterogeneous Multi-Cluster Mode
- Different clusters (UX1060, UX1040, or UX1030) can be combined into one subsystem.
- Support up to 8 Clusters in a subsystem.

	Highlights of UX1000 Processor
Pipeline	Out-of-Order 12-pipeline
Decode Width	Configurable 3, 4 or 6-wide decode
Issue-Width	Configurable up to 8 integer instructions and 3 vector instructions
Privilege Modes	Machine, Supervisor, User
ISA	RV64IMAFDCVBZfh
Bit Manipulation	Zba + Zbb + Zbc + Zbs
Floating Point	Zfh(Half precision), F (Single precision) and D(Double precision)
Vector Extension	RISC-V Vector 1.0 Version (Up to Date)
Memory Addressing	Virtual addressing Sv39, Sv48
Instruction Subsystem	Instruction Cache , ILM, Private L2 Cache, Cluster Cache
Data Subsystem	Data Cache, DLM , Private L2 Cache, Cluster Cache
SoC Connectivity	AXI Mem Bus, AHB-Lite Peripheral Bus, AXI Slave Port, AXI IO Coherence Port
Multi-core Configurations	Support single cluster and multi-cluster configuration, each cluster can have up to 8 cores

Highlights of UX1000 Processor

Pipeline

Out-of-Order 12-pipeline

Decode Width

Configurable 3, 4 or 6-wide decode

Issue-Width

Configurable up to 8 integer instructions and 3 vector instructions

Privilege Modes

Machine, Supervisor, User

ISA

RV64IMAFDCVBZfh

Bit Manipulation

Zba + Zbb + Zbc + Zbs

Floating Point

Zfh(Half precision), F (Single precision) and D(Double precision)

Vector Extension

RISC-V Vector 1.0 Version (Up to Date)

Memory Addressing

Virtual addressing Sv39, Sv48

Instruction Subsystem

Instruction Cache , ILM, Private L2 Cache, Cluster Cache

Data Subsystem

Data Cache, DLM , Private L2 Cache, Cluster Cache

SoC Connectivity

AXI Mem Bus, AHB-Lite Peripheral Bus, AXI Slave Port, AXI IO Coherence Port

Multi-core Configurations

Support single cluster and multi-cluster configuration, each cluster can have up to 8 cores

RISC-V CPU IP Solution

RISC-V Foundation

SICA

China RISC-V Industry Alliance

China RISC-V Alliance

SZICC

HBSIA

CBSIA

SOPIC

武汉光电工业技术研究院

Amlogic

VeriSilicon

LAUTERBACH

TencentOS Tiny

OpenHarmony

PlatformIO

SEGGER

MUCSE

ORITEK

Brite

Innochip Technology

格见构知

AistarTek

exide

HighTec

CALTERAH

BinarySemi

X-EPIC

SILERGY

MachineWare

SIMANGO

TrustKernel

XIAOMI

JINGWEI HIRAIN

SIEMENS EDA

Motorcomm

CHIPWAYS

SWID

taolink-tech

GeoforceChip

ChipIntelli

Witmem

Fisilink

TIH Microelectronics

XinSheng Tech

GigaDevice

ASR

AnLogic

TusStar

Mocro & Nano Institute

RT-Thread

OPEN AI LAB

IAR

HUST

SJTU

WHU

HBUT

Contact Us

Email

contact@nucleisys.com

Leave a Message

Sales Academic

Follow us on

Address

Shanghai: 8/F, Sandhill Central, No. 505 ZhangJiang Road, Pudong Dis, Shanghai Wuhan: 9/Fth, GaoXin Building, No.2 Muxiang Road, Hongshan Dis, Wuhan, Hubei Beijing: IC PARK, No.9 Fenghao Road, Haidian Dis, Beijing