
| Nuclei CPU IP | UX1020 | UX1030 | UX1040 | UX1060 | UX1000H |
| Pipeline | R82/A73 | A72 | A76 | A78 | R82/A72/A73/A76/A78 |
| Issue-Width | 2 | 3 | 4 | 6 | 2/3/4/6 |
| Decode Width | Configurable 2 , 3, 4 or 6-wide decode | ||||
| Privilege Modes | Machine, Supervisor, Hypervisor, User | ||||
| ISA | RV64IMAFDCVBZfh | ||||
| Bit Manipulation | Zba + Zbb + Zbc + Zbs | ||||
| Floating Point | Zfh(Half precision), F (Single precision) and D(Double precision) | ||||
| Vector Extension | RISC-V Vector 1.0 Version (Up to Date) | ||||
| Memory Addressing | Virtual addressing Sv39, Sv48 | ||||
| Instruction Subsystem | Instruction Cache , ILM, Private L2 Cache, Cluster Cache | ||||
| Data Subsystem | Data Cache, DLM , Private L2 Cache, Cluster Cache | ||||
| SoC Connectivity | AXI Mem Bus, AHB-Lite Peripheral Bus, AXI Slave Port, AXI IO Coherence Port | ||||
| Multi-core Configurations | Support single cluster and multi-cluster configuration, each cluster can have up to 8 cores | ||||