RISC-V CPU IP Solution

Nuclei Core Gen
FREQ(MHZ)
TECH
GEN_METHOD
Core Type
SMP
Core Number :
L2 Size :
Tag Ram cycle :
Data Ram cycle :
Bus Width :
IOCP Number :
IOCP SALVE IDW :
CLM Slave IDW :
ISA
PA Size
PMP
PMP Entry Number :
TEE
Multiply
Divider
B-Extension
K-Extension
F/D-Extension
DSP
VPU
VLEN :
Addr Width
ILM
ILM Addr Width :
DLM
DLM Addr Width :
External Access ILM/DLM
SLV IDW :
CLIC
MMU
TLB Entry Number :
ICache
DCache
Device Region
Non-Cacheable Region
ECC
Private Peripheral Bus
Interrupt Number
Nice (Nuclei Instruction Custom Extension)
Etrace
Partners（排名不分先后）

RISC-V Foundation

SICA

China RISC-V Industry Alliance

China RISC-V Alliance

SZICC

HBSIA

CBSIA

SOPIC

武汉光电工业技术研究院

Amlogic

VeriSilicon

LAUTERBACH

TencentOS Tiny

OpenHarmony

PlatformIO

SEGGER

MUCSE

ORITEK

Brite

Innochip Technology

格见构知

AistarTek

exide

HighTec

CALTERAH

BinarySemi

X-EPIC

SILERGY

MachineWare

SIMANGO

TrustKernel

XIAOMI

JINGWEI HIRAIN

SIEMENS EDA

Motorcomm

CHIPWAYS

SWID

taolink-tech

GeoforceChip

ChipIntelli

Witmem

Fisilink

TIH Microelectronics

XinSheng Tech

GigaDevice

ASR

AnLogic

TusStar

Mocro & Nano Institute

RT-Thread

OPEN AI LAB

IAR

HUST

SJTU

WHU

HBUT

Contact Us

 

Email

contact@nucleisys.com

 

Leave a Message

Sales Academic

 

Follow us on

 

Address

Shanghai: 8/F, Sandhill Central, No. 505 ZhangJiang Road, Pudong Dis, Shanghai Wuhan: 9/Fth, GaoXin Building, No.2 Muxiang Road, Hongshan Dis, Wuhan, Hubei Beijing: IC PARK, No.9 Fenghao Road, Haidian Dis, Beijing

Copyright © 2018-2025 Nuclei System (or its affiliates)

鄂ICP备18019458号-1