中文
Home
Products
RISC-V CPU IP
Custom SoC Subsystem
News
Company News
Product News
Resources
Development Boards
Chip Development Board
FPGA Development Board
Debugger
Docs & Tools
Tools Download
Docs Center
About us
Company
Contact
中文
Home
Products
RISC-V CPU IP
Custom SoC Subsystem
News
Company News
Product News
Resources
Development Boards
Chip Development Board
FPGA Development Board
Debugger
Docs & Tools
Tools Download
Docs Center
About us
Company
Contact
RISC-V CPU IP Solution
Nuclei Core Gen
Core Type
900
900-SMP
SMP
L2 Size :
64K
128K
256K
512K
1MB
2MB
4MB
Bus Width :
64
128
IOCP SALVE IDW :
8
16
CLM Slave :
CLM Slave IDW :
8
16
ISA
RV32
RV64
PMP
PMP
PMP Entry Number :
8
16
TEE
TEE
Multiply
2-cyc Myltiply
3-cyc Myltiply
4-cyc Myltiply
Divider
17-cyc Divider
9-cyc Divider
18-cyc Divider
34-cyc Divider
B-Extension
B-Extension
K-Extension
K-Extension
F/D-Extension
Not Supported
Single FPU
Double FPU
Half FPU
DSP
DSP
VPU
VPU
VLEN :
128
256
512
VPU Port
ILM
ILM
DLM
DLM
External Access ILM/DLM
External Access ILM/DLM
CLIC
CLIC
MMU
MMU
TLB Entry Number :
128
256
512
1024
ICache
ICache
8K
16K
32K
64K
DCache
DCache
8K
16K
32K
64K
ECC
ECC
Private Peripheral Bus
Private Peripheral Bus
Nice (Nuclei Instruction Custom Extension)
Nice (Nuclei Instruction Custom Extension)
Etrace
Etrace
View Full Image
×
Leave a Message
Company
*
Name
*
Position
Tel
*
Email
*
Needs
Submit